mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 02:25:35 +00:00
4 lines
103 B
Verilog
4 lines
103 B
Verilog
module test(input [3:0] IN, input [2:0] SHIFT, output [3:0] OUT);
|
|
|
|
assign OUT = IN << SHIFT;
|
|
endmodule
|