mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 10:35:38 +00:00
4 lines
105 B
Verilog
4 lines
105 B
Verilog
module test(input [15:0] IN, input [4:0] SHIFT, output [15:0] OUT);
|
|
|
|
assign OUT = IN << SHIFT;
|
|
endmodule
|