mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 18:45:34 +00:00
5 lines
78 B
Verilog
5 lines
78 B
Verilog
module test(input in, output reg out);
|
|
|
|
always @(in)
|
|
out = in;
|
|
endmodule
|