mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-31 11:23:57 +00:00
Code Activity
yosys/techlibs/intel
History
Clifford Wolf eb663c7579 Merge branch 'ZirconiumX-synth_intel_m9k'
2019-07-25 17:23:48 +02:00
..
a10gx
common intel: Map M9K BRAM only on families that have it 2019-07-23 18:11:11 +01:00
cyclone10
cycloneiv
cycloneive Reduce amount of trailing whitespace in code base 2019-02-28 14:58:11 -08:00
cyclonev Fixing issues in CycloneV cell sim 2019-04-11 19:59:03 -05:00
max10
Makefile.inc intel: Map M9K BRAM only on families that have it 2019-07-23 18:11:11 +01:00
synth_intel.cc Merge branch 'ZirconiumX-synth_intel_m9k' 2019-07-25 17:23:48 +02:00