mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 19:35:53 +00:00
4 lines
147 B
Text
4 lines
147 B
Text
read_verilog example.v
|
|
synth_xilinx -top example -family xc6s
|
|
iopadmap -bits -outpad OBUF I:O -inpad IBUF O:I
|
|
write_edif -pvector bra example.edif
|