mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 04:03:45 +00:00
27377c4663
Problems/questions: - memory.ys: ERROR: Failed to import cell gate.mem.0.0.0 (type EG_LOGIC_DRAM16X4) to SAT database. Why EG_LOGIC_DRAM16X4, not AL_LOGIC_BRAM? - Internal cell type $_TBUF_ is present.
10 lines
383 B
Plaintext
10 lines
383 B
Plaintext
read_verilog tribuf.v
|
|
hierarchy -top top
|
|
proc
|
|
flatten
|
|
equiv_opt -assert -map +/anlogic/cells_sim.v -map +/simcells.v synth_anlogic # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:$_TBUF_
|
|
select -assert-none t:$_TBUF_ %% t:* %D
|