mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 04:03:45 +00:00
27377c4663
Problems/questions: - memory.ys: ERROR: Failed to import cell gate.mem.0.0.0 (type EG_LOGIC_DRAM16X4) to SAT database. Why EG_LOGIC_DRAM16X4, not AL_LOGIC_BRAM? - Internal cell type $_TBUF_ is present.
23 lines
284 B
Verilog
23 lines
284 B
Verilog
module top (
|
|
out,
|
|
clk,
|
|
in
|
|
);
|
|
output [7:0] out;
|
|
input signed clk, in;
|
|
reg signed [7:0] out = 0;
|
|
|
|
always @(posedge clk)
|
|
begin
|
|
`ifndef BUG
|
|
out <= out >> 1;
|
|
out[7] <= in;
|
|
`else
|
|
|
|
out <= out << 1;
|
|
out[7] <= in;
|
|
`endif
|
|
end
|
|
|
|
endmodule
|