mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
5 lines
82 B
Verilog
5 lines
82 B
Verilog
module top(...);
|
|
input a, b, s;
|
|
output y;
|
|
assign y = s?a:b;
|
|
endmodule
|