mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
64 lines
No EOL
2 KiB
Text
64 lines
No EOL
2 KiB
Text
# ISC License
|
|
#
|
|
# Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
|
|
#
|
|
# Permission to use, copy, modify, and/or distribute this software for any
|
|
# purpose with or without fee is hereby granted, provided that the above
|
|
# copyright notice and this permission notice appear in all copies.
|
|
#
|
|
# THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
# WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
# MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
# ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
# WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
# ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
# OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
|
|
read_verilog <<EOT
|
|
module ram_TDP (clka,clkb,wea,addra,dataina,qa,web,addrb,datainb,qb);
|
|
parameter addr_width = 10;
|
|
parameter data_width = 2;
|
|
input clka,clkb,wea,web;
|
|
input [data_width - 1 : 0] dataina,datainb;
|
|
input [addr_width - 1 : 0] addra,addrb;
|
|
output reg [data_width - 1 : 0] qa,qb;
|
|
reg [addr_width - 1 : 0] addra_reg, addrb_reg;
|
|
reg [data_width - 1 : 0] mem [(2**addr_width) - 1 : 0];
|
|
|
|
always @ (posedge clka)
|
|
begin
|
|
addra_reg <= addra;
|
|
|
|
if(wea) begin
|
|
mem[addra] <= dataina;
|
|
qa <= dataina;
|
|
end else begin
|
|
qa <= mem[addra];
|
|
end
|
|
end
|
|
|
|
always @ (posedge clkb)
|
|
begin
|
|
addrb_reg <= addrb;
|
|
if(web) begin
|
|
mem[addrb] <= datainb;
|
|
qb <= datainb;
|
|
end else begin
|
|
qb <= mem[addrb];
|
|
end
|
|
end
|
|
endmodule
|
|
EOT
|
|
synth_microchip -top ram_TDP -family polarfire -noiopad
|
|
select -assert-count 1 t:RAM1K20
|
|
select -assert-none t:RAM1K20 %% t:* %D
|
|
|
|
# similar to ram_TDP.v, but different write mode and read_enable=~write_enable
|
|
design -reset
|
|
read_verilog ../common/blockram.v
|
|
hierarchy -top sync_ram_tdp
|
|
chparam -set DATA_WIDTH 2 -set ADDRESS_WIDTH 10
|
|
synth_microchip -top sync_ram_tdp -family polarfire -noiopad
|
|
select -assert-count 1 t:RAM1K20
|
|
select -assert-count 2 t:CFG1
|
|
select -assert-none t:RAM1K20 t:CFG1 %% t:* %D |