3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-26 06:07:03 +00:00
yosys/techlibs
2019-08-15 12:19:47 -07:00
..
achronix Reduce amount of trailing whitespace in code base 2019-02-28 14:58:11 -08:00
anlogic anlogic : Fix alu mapping 2019-08-03 14:47:33 +02:00
common Only swap ports if $mul and not $__mul 2019-08-13 16:52:15 -07:00
coolrunner2 Fix spacing 2019-08-06 16:47:55 -07:00
easic Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
ecp5 ecp5: Replace '-dsp' with inverse logic '-nodsp' to match synth_xilinx 2019-08-08 15:18:59 +01:00
gowin Fix formatting for msys2 mingw build using GetSize 2019-08-01 17:27:34 +02:00
greenpak4 techlibs/greenpak4/cells_map.v: Harmonize whitespace within lut module 2019-02-26 09:40:46 -08:00
ice40 Merge remote-tracking branch 'origin/master' into xc7dsp 2019-08-12 11:32:10 -07:00
intel Merge branch 'ZirconiumX-synth_intel_m9k' 2019-07-25 17:23:48 +02:00
sf2 Add link to SF2 / igloo2 macro library guide 2019-03-07 09:08:26 -08:00
xilinx Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dsp 2019-08-15 12:19:47 -07:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00