3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-16 20:40:29 +00:00
yosys/tests/sat
2025-09-16 15:24:23 +02:00
..
.gitignore Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
alu.v
asserts.v
asserts.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
asserts_seq.v
asserts_seq.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
bug2595.ys Remove references to ilang 2024-11-05 12:36:31 +13:00
clk2fflogic.ys
counters-repeat.v
counters-repeat.ys
counters.v
counters.ys
dff.ys
expose_dff.v
expose_dff.ys
fminit_noexpand.ys fix(parse): #5234 adjust width of rhs according to lhs 2025-09-16 15:24:23 +02:00
fminit_seq_width.ys fix(parse): #5234 adjust width of rhs according to lhs 2025-09-16 15:24:23 +02:00
grom.ys
grom_computer.v
grom_cpu.v
initval.v
initval.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
ram_memory.v
run-test.sh test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
share.v share: Cleanup and additional testing 2025-04-15 12:34:46 +02:00
share.ys share: Cleanup and additional testing 2025-04-15 12:34:46 +02:00
sim_counter.ys
sizebits.sv Add support for $dimensions and $unpacked_dimensions 2024-02-11 11:26:52 -05:00
sizebits.ys tests: Run async2sync before sat and/or sim to handle $check cells 2024-02-01 16:14:11 +01:00
splice.v
splice.ys