mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-26 10:38:47 +00:00
Code Activity
yosys/tests/errors/syntax_err05.v
Miodrag Milanovic 48a3dcc02a End of file fix
2026-06-23 07:23:41 +02:00

3 lines
34 B
Verilog
Raw Blame History

module a;
input x[2:0];
endmodule
View git blame Copy permalink