mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-26 18:48:51 +00:00
17 lines
324 B
Text
17 lines
324 B
Text
# pitfall
|
|
read_verilog cmos.v
|
|
prep -top cmos_demo
|
|
techmap
|
|
abc -liberty ../intro/mycells.lib;;
|
|
show -format dot -prefix cmos_00
|
|
|
|
# reset
|
|
design -reset
|
|
|
|
# fixed output
|
|
read_verilog cmos.v
|
|
prep -top cmos_demo
|
|
techmap
|
|
splitnets -ports
|
|
abc -liberty ../intro/mycells.lib;;
|
|
show -lib ../intro/mycells.v -format dot -prefix cmos_01
|