mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
331ac5285f
Right now neither `sat` nor `sim` have support for the `$check` cell. For formal verification it is a good idea to always run either async2sync or clk2fflogic which will (in a future commit) lower `$check` to `$assert`, etc. While `sim` should eventually support `$check` directly, using `async2sync` is ok for the current tests that use `sim`, so this commit also runs `async2sync` before running sim on designs containing assertions.
8 lines
150 B
Text
8 lines
150 B
Text
read_verilog -sv const_func.sv
|
|
hierarchy
|
|
proc
|
|
flatten
|
|
opt -full
|
|
select -module top
|
|
async2sync
|
|
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
|