mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
2e37e62e6b
By operating at a layer of abstraction over the rather clumsy Intel primitives, we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping. This also makes the primitives much easier to manipulate, and more descriptive (no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).
13 lines
452 B
Text
13 lines
452 B
Text
read_verilog ../common/tribuf.v
|
|
hierarchy -top tristate
|
|
proc
|
|
tribuf
|
|
flatten
|
|
synth
|
|
equiv_opt -assert -map +/simcells.v synth_intel_alm -family cyclonev # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd tristate # Constrain all select calls below inside the top module
|
|
#Internal cell type used. Need support it.
|
|
select -assert-count 1 t:$_TBUF_
|
|
|
|
select -assert-none t:$_TBUF_ %% t:* %D
|