yosys/tests/errors/syntax_err13.v at 219982941ae88285e75a74f979b966e1a764f3c0 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2026-06-26 10:38:47 +00:00

Miodrag Milanovic 48a3dcc02a End of file fix

2026-06-23 07:23:41 +02:00

3 lines

32 B

Verilog

Raw Blame History

	`module a #(p = 0)`
	`();`
	`endmodule`