This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-11-08 15:25:08 +00:00
Code
Activity
21699e5840
yosys
/
techlibs
/
ice40
History
Eddie Hung
8a2480526f
Fix $lut pin ordering inside $__ICE40_CARRY_WRAPPER
2019-08-12 12:19:25 -07:00
..
tests
.gitignore
abc_hx.box
abc_hx.lut
abc_lp.box
abc_lp.lut
abc_u.box
abc_u.lut
arith_map.v
brams.txt
brams_init.py
brams_map.v
cells_map.v
cells_sim.v
ice40_braminit.cc
ice40_ffinit.cc
ice40_ffssr.cc
ice40_opt.cc
latches_map.v
Makefile.inc
synth_ice40.cc