3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-31 14:17:49 +00:00
yosys/techlibs/common
2019-07-19 09:16:13 -07:00
..
.gitignore
adff2dff.v
cellhelp.py
cells.lib
cmp2lut.v gen_lut to return correctly sized LUT mask 2019-07-16 12:45:29 -07:00
dff2ff.v
gate2lut.v
Makefile.inc Add mul2dsp multiplier splitting rule and ECP5 mapping 2019-07-08 18:42:09 +01:00
mul2dsp.v Use sign_headroom instead 2019-07-19 09:16:13 -07:00
pmux2mux.v
prep.cc Add "wreduce -keepdc", fixes #1016 2019-05-20 15:36:13 +02:00
simcells.v
simlib.v
synth.cc Revert "Add "synth -keepdc" option" 2019-07-09 10:14:23 -07:00
techmap.v