This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-08-08 23:21:20 +00:00
Code
Activity
20c358bce2
yosys
/
frontends
History
Akash Levy
993b23e747
Merge upstream
2025-02-03 09:33:16 -08:00
..
aiger
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
aiger2
aiger2: Clean debug print
2024-12-10 14:27:55 +01:00
ast
nowrshmsk: Check for stride==0
2025-01-31 12:15:53 +13:00
blif
Resolve reg naming to some extent
2024-12-17 12:11:39 -08:00
json
liberty
read_liberty: Directly set
abc9_box
on fitting cells
2024-12-09 15:43:41 +01:00
rpc
rtlil
read_rtlil: warn on assigns after switches in case rules
2024-11-21 22:41:13 +01:00
verific
Reapply "Merge upstream"
2025-01-23 13:40:32 -08:00
verilog
verilog_parser: silence yynerrs warning
2024-10-15 08:32:55 -04:00