mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-24 00:14:36 +00:00
Code Activity
yosys/passes/tests
History
whitequark 00e7dec7f5 Replace "ILANG" with "RTLIL" everywhere. 
The only difference between "RTLIL" and "ILANG" is that the latter is
the text representation of the former, as opposed to the in-memory
graph representation. This distinction serves no purpose but confuses
people: it is not obvious that the ILANG backend writes RTLIL graphs.

Passes `write_ilang` and `read_ilang` are provided as aliases to
`write_rtlil` and `read_rtlil` for compatibility.
2020-08-26 17:29:32 +00:00
..
flowmap flowmap: implement depth relaxation. 2019-01-08 01:13:05 +00:00
Makefile.inc Added "test_abcloop" command 2014-09-19 15:51:34 +02:00
test_abcloop.cc Replace "ILANG" with "RTLIL" everywhere. 2020-08-26 17:29:32 +00:00
test_autotb.cc Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
test_cell.cc Replace "ILANG" with "RTLIL" everywhere. 2020-08-26 17:29:32 +00:00