This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-11-05 05:49:15 +00:00
Code
Activity
1eb696c786
yosys
/
passes
History
Emil J. Tywoniak
1eb696c786
rtlil: replace SigSig actions with new type SyncAction
2025-11-02 11:22:03 +01:00
..
cmds
rtlil: replace SigSig actions with new type SyncAction
2025-11-02 11:22:03 +01:00
equiv
fsm
hierarchy
hierarchy: Suggest more specific command to skip unsupported SVA
2025-09-26 18:41:26 +02:00
memory
opt
Merge pull request
#5349
from rocallahan/cleanup-hashops
2025-09-30 19:34:44 +02:00
pmgen
proc
rtlil: replace SigSig actions with new type SyncAction
2025-11-02 11:22:03 +01:00
sat
Revert sim's cycle_width default back to 10, but keep -width option
2025-10-20 14:40:05 +02:00
techmap
rtlil: replace SigSig actions with new type SyncAction
2025-11-02 11:22:03 +01:00
tests