mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-09 23:52:03 +00:00
1d5b6ac253
This is quite possibly the worst way to implement this, but it does work for a subset of well-behaved designs, and can be used to measure how much performance is lost simulating the inactive edge of a clock. It should be replaced with a clock tree analyzer generating safe code once it is clear how should such a thing look like. |
||
|---|---|---|
| .. | ||
| cxxrtl.cc | ||
| cxxrtl.h | ||
| Makefile.inc | ||