3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-04 21:33:35 +00:00
yosys/techlibs/ice40
David Shah a4cfd1237f
Merge pull request #1602 from niklasnisbeth/ice40-init-vals-warning
ice40: Demote conflicting FF init values to a warning
2020-01-18 09:47:17 +00:00
..
tests
.gitignore
abc9_hx.box Cleanup ice40 boxes 2019-12-31 18:29:37 -08:00
abc9_hx.lut Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_lp.box Cleanup ice40 boxes 2019-12-31 18:29:37 -08:00
abc9_lp.lut Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_model.v Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
abc9_u.box Cleanup ice40 boxes 2019-12-31 18:29:37 -08:00
abc9_u.lut Rename abc_* names/attributes to more precisely be abc9_* 2019-10-04 11:04:10 -07:00
arith_map.v Sensitive to direct inst of $__ICE40_CARRY_WRAPPER; recreate SB_LUT4 2019-12-09 12:45:22 -08:00
brams.txt
brams_init.py
brams_map.v
cells_map.v ice40_wrapcarry to really preserve attributes via -unwrap option 2019-12-09 11:48:28 -08:00
cells_sim.v ice40: Add post-pnr ICESTORM_RAM model and fix FFs 2019-10-23 18:44:34 +01:00
dsp_map.v
ice40_braminit.cc
ice40_ffinit.cc ice40: Demote conflicting FF init values to a warning 2019-12-31 02:38:10 +01:00
ice40_ffssr.cc
ice40_opt.cc Valid to have attribute starting with SB_CARRY. 2020-01-04 19:00:44 +01:00
latches_map.v
Makefile.inc Makefile: don't assume python is called python3 2019-10-19 14:04:52 +08:00
synth_ice40.cc synth_ice40: call wreduce before mul2dsp 2020-01-17 15:41:55 -08:00