3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-08 10:41:26 +00:00
yosys/techlibs/microchip
2024-07-08 17:03:03 -04:00
..
arith_map.v
brams_defs.vh Add missing u sram init (#3) 2024-07-04 16:39:10 -04:00
cells_map.v
cells_sim.v Revisions (#4) 2024-07-08 10:57:16 -04:00
LSRAM.txt
LSRAM_map.v
Makefile.inc
microchip_dffopt.cc initialize argidx to 1 2024-07-08 11:41:41 -04:00
polarfire_dsp_map.v
synth_microchip.cc inline all tests. Add switch to remove init values as PolarFire DFFs do not support init 2024-07-08 17:03:03 -04:00
uSRAM.txt
uSRAM_map.v Add missing u sram init (#3) 2024-07-04 16:39:10 -04:00