3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 01:54:10 +00:00
yosys/frontends/ast
Claire Wolf 1bf2bdf05b
Merge pull request #1607 from whitequark/simplify-simplify-meminit
ast: avoid intermediate wires/assigns when lowering to AST_MEMINIT
2020-03-27 17:28:26 +01:00
..
ast.cc Simplify was not being called for packages. Broke typedef enums. 2020-03-22 18:20:46 -07:00
ast.h Merge pull request #1718 from boqwxp/precise_locations 2020-03-03 08:38:32 -08:00
dpicall.cc Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
genrtlil.cc Merge pull request #1718 from boqwxp/precise_locations 2020-03-03 08:38:32 -08:00
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
simplify.cc Merge pull request #1607 from whitequark/simplify-simplify-meminit 2020-03-27 17:28:26 +01:00