yosys/tests/verilog/include_self.ys at 1b25e1cee00a3d73ab42706684860f476bbb813e - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

Zachary Snow 1ec5994100 verilog: fix handling of nested ifdef directives

- track depth so we know whether to consider higher-level elsifs
- error on unmatched endif/elsif/else

2021-03-01 12:28:33 -05:00

3 lines

57 B

Plaintext

Raw Blame History

	`read_verilog include_self.v`
	`select -assert-count 1 top/x`