3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00
yosys/tests/verilog/ifdef_unterminated.ys
2021-03-30 12:23:18 -04:00

5 lines
97 B
Plaintext

logger -expect error "Unterminated preprocessor conditional!" 1
read_verilog <<EOF
`ifndef a
EOF