yosys/tests/verilog/genvar_loop_decl_1.sv at 1b25e1cee00a3d73ab42706684860f476bbb813e - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

Zachary Snow b2e9717419 sv: support declaration in generate for initialization

This is accomplished by generating a unique name for the genvar,
renaming references to the genvar only in the loop's initialization,
guard, and incrementation, and finally adding a localparam inside the
loop body with the original name so that the genvar can be shadowed as
expected.

2021-08-31 12:34:55 -06:00

19 lines

354 B

Systemverilog

Raw Blame History

 `default_nettype none
 module gate(a);
 	for (genvar i = 0; i < 2; i++)
 		wire [i:0] x = '1;
 	output wire [32:0] a;
 	assign a = {1'b0, genblk1[0].x, 1'b0, genblk1[1].x, 1'b0};
 endmodule
 module gold(a);
 	genvar i;
 	for (i = 0; i < 2; i++)
 		wire [i:0] x = '1;
 	output wire [32:0] a;
 	assign a = {1'b0, genblk1[0].x, 1'b0, genblk1[1].x, 1'b0};
 endmodule