yosys/tests/verilog/for_decl_shadow.ys at 1b25e1cee00a3d73ab42706684860f476bbb813e - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

Zachary Snow f0a52e3dd2 sv: support declaration in procedural for initialization

In line with other tools, this adds an extra wrapping block around such
for loops to appropriately scope the variable.

2021-08-30 15:19:21 -06:00

7 lines

112 B

Plaintext

Raw Blame History

 read_verilog -sv for_decl_shadow.sv
 hierarchy
 proc
 equiv_make gold gate equiv
 equiv_simple
 equiv_status -assert