mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
f2c2d73f36
- disallow [gen]blocks with an end label but not begin label - check validity of module end label - fix memory leak of package name and end label - fix memory leak of module end label
10 lines
232 B
Plaintext
10 lines
232 B
Plaintext
logger -expect error "Begin label \(correct_name\) and end label \(incorrect_name\) don't match\." 1
|
|
read_verilog -sv <<EOF
|
|
module top;
|
|
initial
|
|
begin : correct_name
|
|
$display("HI");
|
|
end : incorrect_name
|
|
endmodule
|
|
EOF
|