mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
4edb1a1921
- Add support for assignments within expressions, e.g., `x[y++] = z;` or `x = (y *= 2) - 1;`. The logic is handled entirely within the parser by injecting statements into the current procedural block. - Add support for pre-increment/decrement statements, which are behaviorally equivalent to post-increment/decrement statements. - Fix non-standard attribute position used for post-increment/decrement statements.
16 lines
238 B
Plaintext
16 lines
238 B
Plaintext
read_verilog -sv <<EOF
|
|
module top;
|
|
integer x, y;
|
|
initial y = (x += 1);
|
|
endmodule
|
|
EOF
|
|
design -reset
|
|
|
|
logger -expect error "syntax error, unexpected TOK_ID" 1
|
|
read_verilog <<EOF
|
|
module top;
|
|
integer x, y;
|
|
initial y = (x += 1);
|
|
endmodule
|
|
EOF
|