mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
14 lines
205 B
Plaintext
14 lines
205 B
Plaintext
read_verilog <<EOT
|
|
module top(input a, b, output c);
|
|
bb #(1) bb();
|
|
endmodule
|
|
|
|
module bb(input a, b, output c);
|
|
parameter p = 0;
|
|
assign c = a ^ b;
|
|
endmodule
|
|
EOT
|
|
blackbox bb
|
|
hierarchy
|
|
write_xaiger /dev/null
|