mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
18 lines
255 B
Plaintext
18 lines
255 B
Plaintext
read_verilog <<EOT
|
|
(* blackbox *)
|
|
module bb(input i, output o);
|
|
endmodule
|
|
|
|
(* whitebox *)
|
|
module wb(input i, output o);
|
|
assign o = ~i;
|
|
endmodule
|
|
|
|
module top(input i, output o);
|
|
assign o = ~i;
|
|
endmodule
|
|
EOT
|
|
|
|
design -stash gate
|
|
design -import gate -as gate
|