mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
20 lines
320 B
Plaintext
20 lines
320 B
Plaintext
read_rtlil <<EOT
|
|
autoidx 2
|
|
module \top
|
|
wire output 3 $y
|
|
wire input 1 \a
|
|
wire input 2 \b
|
|
cell $and \b_$and_B
|
|
parameter \A_SIGNED 0
|
|
parameter \A_WIDTH 1
|
|
parameter \B_SIGNED 0
|
|
parameter \B_WIDTH 1
|
|
parameter \Y_WIDTH 1
|
|
connect \A \a
|
|
connect \B \b
|
|
connect \Y $y
|
|
end
|
|
end
|
|
EOT
|
|
autoname
|