mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
122 lines
2 KiB
Plaintext
122 lines
2 KiB
Plaintext
design -reset
|
|
read_verilog <<EOT
|
|
module foo (CLK, Q, QQQ);
|
|
input CLK;
|
|
output reg QQQ;
|
|
output reg Q = 1'b1;
|
|
assign QQQ = Q;
|
|
always @(posedge CLK)
|
|
Q <= ~Q;
|
|
endmodule
|
|
EOT
|
|
|
|
proc
|
|
opt_expr
|
|
opt_dff
|
|
select -assert-count 1 w:Q a:init %i
|
|
abstract -init w:QQQ
|
|
check -assert
|
|
select -assert-count 0 w:Q a:init %i
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module foo (CLK, Q, QQQ);
|
|
input CLK;
|
|
output reg QQQ;
|
|
output reg [1:0] Q = 1'b1;
|
|
assign QQQ = Q;
|
|
always @(posedge CLK)
|
|
Q <= ~Q;
|
|
endmodule
|
|
EOT
|
|
|
|
proc
|
|
opt_expr
|
|
opt_dff
|
|
select -assert-count 1 w:Q a:init=2'b01 %i
|
|
abstract -init w:QQQ
|
|
check -assert
|
|
select -assert-count 1 w:Q a:init=2'b0x %i
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module foo (CLK, Q);
|
|
input CLK;
|
|
// downto
|
|
output reg [1:0] Q = 1'b1;
|
|
always @(posedge CLK)
|
|
Q <= ~Q;
|
|
endmodule
|
|
EOT
|
|
|
|
proc
|
|
opt_expr
|
|
opt_dff
|
|
design -save basic
|
|
select -assert-count 1 w:Q a:init=2'b01 %i
|
|
abstract -init -slice 0 w:Q
|
|
check -assert
|
|
select -assert-count 1 w:Q a:init=2'b0x %i
|
|
design -load basic
|
|
select -assert-count 1 w:Q a:init=2'b01 %i
|
|
abstract -init -slice 0:1 w:Q
|
|
check -assert
|
|
select -assert-count 0 w:Q a:init %i
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module foo (CLK, Q);
|
|
input CLK;
|
|
// downto
|
|
output reg [1:0] Q = 1'b1;
|
|
always @(posedge CLK)
|
|
Q <= ~Q;
|
|
endmodule
|
|
EOT
|
|
|
|
proc
|
|
opt_expr
|
|
opt_dff
|
|
select -assert-count 1 w:Q a:init=2'b01 %i
|
|
abstract -init -rtlilslice 0 w:Q
|
|
check -assert
|
|
select -assert-count 1 w:Q a:init=2'b0x %i
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module foo (CLK, Q);
|
|
input CLK;
|
|
// upto
|
|
output reg [0:1] Q = 1'b1;
|
|
always @(posedge CLK)
|
|
Q <= ~Q;
|
|
endmodule
|
|
EOT
|
|
|
|
proc
|
|
opt_expr
|
|
opt_dff
|
|
select -assert-count 1 w:Q a:init=2'b01 %i
|
|
abstract -init -slice 0 w:Q
|
|
check -assert
|
|
select -assert-count 1 w:Q a:init=2'bx1 %i
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module foo (CLK, Q);
|
|
input CLK;
|
|
// upto
|
|
output reg [0:1] Q = 1'b1;
|
|
always @(posedge CLK)
|
|
Q <= ~Q;
|
|
endmodule
|
|
EOT
|
|
|
|
proc
|
|
opt_expr
|
|
opt_dff
|
|
select -assert-count 1 w:Q a:init=2'b01 %i
|
|
abstract -init -rtlilslice 0 w:Q
|
|
check -assert
|
|
select -assert-count 1 w:Q a:init=2'b0x %i
|