yosys/tests/techmap/recursive_map.v at 1b25e1cee00a3d73ab42706684860f476bbb813e - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

Eddie Hung fce8dc7db2 Add test

2019-08-20 20:05:16 -07:00

5 lines

66 B

Verilog

Raw Blame History

 module sub;
     sub _TECHMAP_REPLACE_ ();
     bar f0();
 endmodule