mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
16 lines
258 B
Plaintext
16 lines
258 B
Plaintext
read_verilog -icells << EOT
|
|
module top(...);
|
|
|
|
input [3:0] A;
|
|
input [3:0] B0;
|
|
input [3:0] B1;
|
|
input [1:0] S;
|
|
output [3:0] O;
|
|
|
|
\$pmux #(.WIDTH(4), .S_WIDTH(2)) pm (.A(A), .B({B1, B0}), .S(S), .Y(O));
|
|
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert techmap -map +/pmux2mux.v
|