mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
96b6410dcb
* Add testcase * Cleanup some state at end of abc9 * Re-assign abc9_box_id from scratch * Suppress delete unless prep_bypass did something
21 lines
355 B
Plaintext
21 lines
355 B
Plaintext
read_verilog -specify <<EOT
|
|
(* abc9_box, blackbox*)
|
|
module box(input clk, d, output reg q, output do);
|
|
parameter P = 0;
|
|
always @(posedge clk)
|
|
q <= d;
|
|
assign do = d;
|
|
specify
|
|
(posedge clk => (q : d)) = 1;
|
|
(d => do) = 1;
|
|
endspecify
|
|
endmodule
|
|
|
|
module top(input clk, d, output q);
|
|
box i1(clk, d, q);
|
|
endmodule
|
|
EOT
|
|
hierarchy
|
|
abc9 -lut 4
|
|
abc9 -lut 4
|