mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
331ac5285f
Right now neither `sat` nor `sim` have support for the `$check` cell. For formal verification it is a good idea to always run either async2sync or clk2fflogic which will (in a future commit) lower `$check` to `$assert`, etc. While `sim` should eventually support `$check` directly, using `async2sync` is ok for the current tests that use `sim`, so this commit also runs `async2sync` before running sim on designs containing assertions.
16 lines
567 B
Plaintext
16 lines
567 B
Plaintext
read_verilog -sv asserts_seq.v
|
|
hierarchy; proc; opt; async2sync
|
|
|
|
sat -verify -prove-asserts -tempinduct -seq 1 test_001
|
|
sat -falsify -prove-asserts -tempinduct -seq 1 test_002
|
|
sat -falsify -prove-asserts -tempinduct -seq 1 test_003
|
|
sat -falsify -prove-asserts -tempinduct -seq 1 test_004
|
|
sat -verify -prove-asserts -tempinduct -seq 1 test_005
|
|
|
|
sat -verify -prove-asserts -seq 2 test_001
|
|
sat -falsify -prove-asserts -seq 2 test_002
|
|
sat -falsify -prove-asserts -seq 2 test_003
|
|
sat -falsify -prove-asserts -seq 2 test_004
|
|
sat -verify -prove-asserts -seq 2 test_005
|
|
|