mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
8e53d2e0bf
Before this commit, only unsigned comparisons with all-0 would be simplified. This commit also makes the code handling such comparisons to be more rigorous and not abort on unexpected input.
5 lines
129 B
Plaintext
5 lines
129 B
Plaintext
read_verilog opt_expr_cmp.v
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
select -assert-count 0 t:$gt t:$ge t:$lt t:$le
|