mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
13 lines
219 B
Plaintext
13 lines
219 B
Plaintext
read_verilog <<EOT
|
|
module t(input [3:0] A, input [3:0] B, output signed [3:0] Y);
|
|
|
|
wire [7:0] P = A * B;
|
|
wire signed [7:0] SP = P;
|
|
wire signed [3:0] SB = B;
|
|
assign Y = SP / SB;
|
|
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert peepopt
|