yosys/tests/lut/map_xor.v at 1b25e1cee00a3d73ab42706684860f476bbb813e - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

whitequark 9ef078848a gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.

2018-12-05 17:13:27 +00:00

6 lines

77 B

Verilog

Raw Blame History

 module top(...);
     input a, b;
     output y;
     assign y = a^b;
 endmodule