mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
6 lines
82 B
Verilog
6 lines
82 B
Verilog
module top(...);
|
|
input a, b, s;
|
|
output y;
|
|
assign y = s?a:b;
|
|
endmodule
|