yosys/tests/fmt/.gitignore at 1b25e1cee00a3d73ab42706684860f476bbb813e - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

whitequark c285880684 fmt: add tests for Verilog round trip of format expressions.

2023-08-11 04:46:52 +02:00

4 lines

25 B

Plaintext

Raw Blame History

	`*.log`
	`iverilog-*`
	`yosys-*`