mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
16 lines
217 B
Verilog
16 lines
217 B
Verilog
module reg_seq_example( clk, reset, d, q);
|
|
input clk, reset, d;
|
|
output q;
|
|
|
|
reg q;
|
|
wire clk, reset, d;
|
|
|
|
always @ (posedge clk or posedge reset)
|
|
if (reset) begin
|
|
q <= 1'b0;
|
|
end else begin
|
|
q <= d;
|
|
end
|
|
|
|
endmodule
|