|
add_sub.v
|
Unify verilog style
|
2019-10-18 12:50:24 +02:00 |
|
adffs.v
|
Allow initial blocks to be disabled during tests
|
2021-11-13 21:53:25 +01:00 |
|
blockram.v
|
Adding double_sync_ram_tdp to blockram.v
|
2023-12-04 15:52:03 +01:00 |
|
blockrom.v
|
tests: fix blockrom.v driver conflict
|
2024-12-02 16:56:42 +01:00 |
|
counter.v
|
Fix files with CRLF line endings
|
2021-06-09 12:16:33 +02:00 |
|
dffs.v
|
Allow initial blocks to be disabled during tests
|
2021-11-13 21:53:25 +01:00 |
|
fsm.v
|
Fix files with CRLF line endings
|
2021-06-09 12:16:33 +02:00 |
|
latches.v
|
Unify verilog style
|
2019-10-18 12:50:24 +02:00 |
|
logic.v
|
Unify verilog style
|
2019-10-18 12:50:24 +02:00 |
|
mul.v
|
intel_alm: Add multiply signedness to cells
|
2020-08-26 22:50:16 +02:00 |
|
mux.v
|
Unify verilog style
|
2019-10-18 12:50:24 +02:00 |
|
tribuf.v
|
Unify verilog style
|
2019-10-18 12:50:24 +02:00 |
