mirror of
https://github.com/YosysHQ/yosys
synced 2026-08-14 09:55:37 +00:00
CC_LUT2 1 (was 2), CC_L2T4 max 15 (was 14) reflect the cell mapping produced after the proc src-location changes. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com> |
||
|---|---|---|
| .. | ||
| analogdevices | ||
| anlogic | ||
| common | ||
| ecp5 | ||
| efinix | ||
| fabulous | ||
| gatemate | ||
| gowin | ||
| ice40 | ||
| intel_alm | ||
| machxo2 | ||
| microchip | ||
| nanoxplore | ||
| nexus | ||
| quicklogic | ||
| xilinx | ||
| generate_mk.py | ||