mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-21 03:13:32 +00:00
6 lines
88 B
Verilog
6 lines
88 B
Verilog
module sub_2op_neg(
|
|
input [7:0] a, b,
|
|
output [7:0] y
|
|
);
|
|
assign y = a - b;
|
|
endmodule
|