mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-22 20:03:31 +00:00
7 lines
125 B
Verilog
7 lines
125 B
Verilog
module equiv_sub_double_neg(
|
|
input [3:0] a, b, c,
|
|
output [3:0] y
|
|
);
|
|
wire [3:0] ab = a - b;
|
|
assign y = c - ab;
|
|
endmodule
|