mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-29 07:45:48 +00:00
8 lines
No EOL
164 B
Text
8 lines
No EOL
164 B
Text
read_verilog add_wide_output.v
|
|
hierarchy -auto-top
|
|
proc; opt_clean
|
|
equiv_opt csa_tree
|
|
design -load postopt
|
|
|
|
select -assert-min 1 t:$fa
|
|
select -assert-count 1 t:$add |